Scoopta@programming.dev to

RISC-V@programming.dev · 7 days ago

RISC-V CPUs with H extension?

2

5

RISC-V CPUs with H extension?

Scoopta@programming.dev to

RISC-V@programming.dev · 7 days ago

2

Are there any currently available RISC-V dev boards that support the H extension for running KVM?

Chat

Scoopta@programming.devOP
link
fedilink
arrow-up
2·
6 days ago
Hmmm, so I had seen that SOC but it just said RV64GC which I don’t think normally includes hypervisor mode…but reading the datasheet it does indeed have it. Thanks for the info

RISC-V@programming.dev

riscv@programming.dev

You are not logged in. However you can subscribe from another Fediverse account, for example Lemmy or Mastodon. To do this, paste the following into the search field of your instance: [email protected]

RISC-V (pronounced “risk-five”) is a license-free, modular, extensible instruction set architecture (ISA).

Visibility: Public

This community can be federated to other instances and be posted/commented in by their users.

1 user / day
20 users / week
65 users / month
94 users / 6 months
1 local subscriber
72 subscribers
18 Posts
17 Comments
Modlog